Abstract-This paper analyses and compares candidate zero dv/dt half-wave Class-E rectifier topologies for integration into multi-MHz inductive power transfer (IPT) systems. Furthermore, a hybrid Class-E topology comprising advantageous properties from all existing Class-E half-wave zero dv/dt rectifiers is analyzed for the first time. From the analysis, it is shown that the hybrid Class-E rectifier provides an extra degree of design freedom that enables optimal IPT operation over a wider range of operating conditions. Furthermore, it is shown that by designing both the hybrid and the current-driven rectifiers to operate below resonance provides a low deviation input reactance and inherent output voltage regulation with duty cycle allowing efficient IPT operation over wider dc load range than would otherwise be achieved. A set of case studies demonstrated the following performances: First, for a constant dc load resistance, a receiving end efficiency of 95% was achieved when utilizing the hybrid rectifier, with a tolerance in required input resistance of 2.4% over the tested output power range (50-200 W). Second, for a variable dc load in the range of 100-10%, the hybrid and current-driven rectifiers presented an input reactance deviation less than 2% of the impedance of the magnetizing inductance of the inductive link respectively and receiving end efficiencies greater than 90%. Third, for a constant current in the receiving coil, both the hybrid and the current-driven rectifier achieve inherent output voltage regulation in the order of 3% and 8% of the nominal value, respectively, for a variable dc load range from 100% to 10%.
I. INTRODUCTION
W EAKLY coupled inductive links, Fig. 1 , tend to operate in the low MHz region in order to increase their link efficiency (η link ) [1] - [3] . The optimal link efficiency (η link,opt ) of a particular inductive link geometry occurs when the receiving coil (L rx ) is tuned at the frequency of the generated magnetic field and the ratio of the ac load resistance (R ac ) to the reactance of the tuning capacitor (C rx ) satisfies a specific value (α opt ) [1] . The α opt value depends upon the coupling factor (k) between the transmitting coil (L tx ) and L rx , the unloaded quality factors of the two coils, and the tuning method of L rx , parallel [see Fig. 1(a) ] or series [see Fig. 1(b) ] [1] . When a rectifier is added to an inductive link, its input resistance will be the ac load and must therefore be evaluated according to maximum link efficiency requirements. Furthermore, the rectifier topology should be efficient at the frequency of operation, be compatible with the output type of the tuned receiving coil, voltage output for parallel tuned receiving coil [see Fig. 1(a) ] or current output for series tuned coil [see Fig. 1(b) ], and its input reactance should be absorbed by C rx such that the tuning of L rx will be unaffected.
Class-E rectifiers [4] , [5] are very popular in multi-MHz resonant converters [6] - [13] due to their efficient soft switching capability and low electromagnetic footprint. Due to their success in resonant converters, the utilization of Class-E rectifiers is gaining popularity in weakly coupled multi-MHz inductive power transfer (IPT) systems [14] - [16] . This section provides a general description of the operation of Class-E rectifiers. It then examines and presents the various developments of the topologies presented in the literature. Fig. 2 summarizes the circuit configurations of the reviewed Class-E rectifiers. Fig. 3 classifies the reported Class-E designs according to their operating frequency and maximum output power and Table I provides further details about the operation, performance, and targeted application of the topologies shown in Fig. 3 .
Class-E zero dv/dt rectifiers use a capacitor (C), or a capacitive network of total capacitance C in the case of the hybrid topology [see Fig. 2 (a)], to achieve zero rate of change of the voltage across the diode when it is reverse biased. An inductor (L) is used for the circulation of the dc load current when the diode is forward biased. A filter capacitor (C f ) is used to stabilize the output voltage. The operation of Class-E zero dv/dt rectifiers can be classified in three modes based on a variable A r , defined as the ratio of the resonance frequency of the LC network (ω r ) to the operating frequency (ω). The first mode is at the point where ω r equals to ω, A r is equal to unity, and the rectifier is therefore operating at resonance. In the other two modes, the rectifier is operating away from resonance and A r is either smaller than unity, for operation above resonance, or greater than unity, for operation below resonance. The functionality of L varies between the different Class-E topologies. In the hybrid topology shown in Fig. 2 (HVDR) , the current-driven topology shown in Fig. 2 (b) (CDR), and the voltage-driven topology with series capacitor shown in Fig. 2 (c) (series-C VDR), L functions as a filter inductor and has a large harmonic distortion in the current through it (i L ). When the diode is forward biased, one end of the inductor is clamped to ground causing a constant rate of discharge of C f through L. When the diode is reverse biased, i L has a sinusoidal component superimposed to the output dc current. The magnitude of the ac component of i L increases with A r . When A r approaches zero in operation above resonance, the current through L can be assumed to be dc. In the voltage-driven rectifier with a series inductor shown in Fig. 2 (d) (series-L VDR), the presence of L decreases the harmonic content of the current drawn from the voltage source, and hence, the ac component of the current through L can be assumed sinusoidal in all operating modes. The sinusoidal current component is superimposed to the output dc current.
The HVDR [see Fig. 2 (a)] was introduced in the case study of [23] , where it was compared with the series-C VDR [see Fig. 2(c) ]. Furthermore, the HVDR was empirically designed for operation at resonance and implemented in an SEPIC converter in [12] . Although not discussed in the aforementioned references, the HVDR is an improved design of the series-C VDR. Unlike the other rectifier topologies, the series-C VDR does not absorb the p-n junction capacitance of the diode (C pn ) in its LC network. The nonconstant behavior of C pn with voltage makes the operation of the series-C VDR nonrobust when C is in the same order of magnitude as C pn . In the HVDR, C is split into C s and C p . Since an external capacitor is now put across the diode, C pn can be physically absorbed by C p . In this paper, the HVDR Designed to present a resistive input impedance by using a finite impedance inductor. Fig. 2(b) [9] 12 V; 2 A Si Schottky RPC 75 * Two circuits with resistive input impedances, as in [8] , added in a resistance compression configuration. Fig. 2(b) [11] 65 V; 7.69 A SiC Schottky RPC 81.6 * Resistive input impedance design in a push-pull configuration. Fig. 2(b) [10] 33 V; 6 A SiC Schottky RPC 82.5 * Same design as in [8] but L was replaced with an autotransformer. Fig. 2(b) [13] 5 V; 2 A Silicon Schottky RPC N/A Analysis assuming a finite impedance inductor (L ) and development to present a resistive input impedance. Fig. 2 is analyzed for the first time in all Class-E rectifier operating modes, at all duty cycles, for any ratio of C p to C s . In resonant power converter applications, the most widely used Class-E rectifier is the CDR [see Fig. 2(b) ]. The topology was introduced in [17] , where it was analyzed at all duty cycles with an inductor (L) assumed to be of infinite impedance (A r is zero). In [8] - [11] , [13] , and [20] , more properties of the topology were exploited by utilizing an inductor (L) of finite impedance. For a specific duty cycle and A r , the topology can exhibit a resistive input impedance at the frequency operation [8] - [11] , [13] , as otherwise appears resistive and either capacitive [17] or inductive [20] . Over a dc load range between 100% and 10%, and hence a varying duty cycle, the CDR can have a low input phase deviation by selecting the appropriate A r , [20] . The series-L VDR [see Fig. 2(d) ] was introduced in [6] , where it was developed from an isolated voltagedriven Class-D half-wave rectifier. The analysis of this topology at all duty cycles was reported in [26] for operation at resonance and in [30] for an ω varying around resonance. In [23] , the first implementation of the series-C VDR [see Fig. 2(c) ] is reported. Its analysis at all duty cycles is reported in [24] with an L of infinite impedance and in [27] for operation at resonance. [15] , [16] , [21] , [22] , [25] , [28] , [29] . Our work in [15] reports the first Class-E rectifier integrated in a midrange multi-MHz IPT system. The circuit used was the series-L VDR. In [15] , the implementation challenges of L, due to the large required inductance value at high frequency, were highlighted when the circuit is designed to emulate optimal link efficiency conditions for the inductive link in [2] . L is easier to fabricate when designing the topology at an A r smaller than unity since the required inductance decreases. Another improvement was introduced in the short-range IPT system of [28] for sub-MHz operation and in the contactless IPT of [29] for multi-MHz operation, by including L in the tuned receiving coil. While this method solves the implementation problem, the receiving coil is never exactly at resonance. Therefore, the link efficiency drops significantly when the coils operate at midrange distances due to increased losses in the transmitting coil caused by the reduced reflected resistance as a result of the uncompensated reactance of the receiving coil.
The implementation of L in the other rectifiers shown in Fig. 2 does not impose such a great challenge as in the series-L VDR [see Fig. 2(d) ]. Our work in [25] presented the design and implementation of the CDR [see Fig. 2(b) ] for the inductive link in [2] as an improvement on [15] . However, since the CDR is a current-driven topology it will experience higher conduction losses than the voltage-driven rectifiers when designed to present optimal loading for the same set of coils [1] . The CDR achieved the same efficiency as the series-L VDR but is more robust to the diode parasitic capacitance [15] , [25] . Our study in [31] showed potential for improvement in the performance of the receiving end when the HVDR [see Fig. 2(a) ] is utilized instead of the conventional Class-E rectifiers of Fig. 2 .
As can be seen, much work has been reported in the Class-E rectifiers in a range of applications which has highlighted some advantages and disadvantages of the topologies. However, there exists no formal analysis for structured comparison of these topologies over a range of operating scenarios. This paper provides a design framework for Class-E half-wave zero dv/dt rectifier topologies which allows the designer to select the optimal topology based on power levels, frequency of operation, and inductive link properties. It will also be shown that rectifiers can be designed to present a low input reactance deviation and inherent output voltage regulation over a range of output load values. While the discussions focus on IPT applications, the rectifier analysis results are applicable for other applications. Section II discusses the design of Class-E rectifiers that provides optimal link efficiency conditions and Section III presents the behavior of rectifier design variables under several operating conditions. Section IV discusses the case studies that took place after the analysis results of Section III, and finally, Section V presents the conclusions.
II. DESIGN FOR INTEGRATION IN IPT SYSTEMS
For a successful Class-E rectifier integration in an IPT system, the input resistance of the topology must be set to an optimal value based on the configuration of the inductive link. It is mathematically convenient to represent the input impedance of the voltage-driven Class-E rectifiers as the parallel connection of a reactive component, X in,p , and the input resistance R in,p . On the other hand, in the current-driven topology it is more convenient to present the input impedance by a series combination between X in,s and R in,s [32] .
When Class-E rectifiers are designed to provide optimal link efficiency conditions, designers can select the duty cycle d r at full load and variable A r
In the case of the HVDR [see Fig. 2(a) ], another degree of freedom is introduced in the selection of variable B defined as
where the sum of the two capacitances is given as
The passive components in the circuit are then evaluated such that the specified conditions are met. The duty cycle depends on the loaded quality factor (Q r ) of the rectifier, defined as
where R dc is the rectifier's dc load and X is the reactance of the series component in the voltage-driven topologies (L or C) or in the current-driven topology. The relationship between the dc resistance with the input resistance in the voltage-driven rectifiers (assuming 100% efficiency) is given by
where M V is the ratio of output voltage to the peak of the ac input voltage (ac to dc voltage gain). In the current-driven topology, R dc is given by
where M I is the ratio of output current to the peak of the ac input current (ac to dc current gain). In order to directly relate the input ac resistance to the required X value, (5) and (6) are substituted into (4) and the variables are rearranged such that an expression is formed relating the ratio of the ac resistance to the required X value. This ratio will be called input loaded quality factor Q in and is given by the following expressions:
for the voltage-driven topologies and
for the current-driven topology. Using the definition of variable A r , the relationship between the reactances forming the LC network is given by
In the case of the HVDR, C s and C p are evaluated from (2), (3), and (9) . Finally, the ratio of input reactance to X is given by
The Class-E topologies shown in Fig. 2 were analyzed for operation at any duty cycle d r and an A r range between 0 and 2, while the analysis of the hybrid Class-E rectifier, Fig. 2(a) , was also performed as a function of variable B. In the mathematical analysis of each rectifier, the diode and passive components were assumed ideal and lossless. The derivation of the design variables follows the same method as presented in [24] , [32] - [34] which is summarized in Appendix A along with the equations of the design variables of the rectifiers that are shown in Fig. 2 .
The choice of 50% duty cycle at full load is considered to be optimum by the authors because it provides maximum power output capability (c P d c ) in Class-E rectifiers and hence fully utilizes the device [32] . From this starting point (100% dc load), the duty cycle can only decrease as R dc increases. Hence, the analysis of this paper has not been applied to duty cycles greater than 50%. 
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1000 * At a center to center coil separation equal to one diameter of the transmitting coil.
III. DISCUSSION OF RECTIFIER FEATURES
The design variables in (4)- (8) and (10) for the conventional Class-E topologies are presented in Fig. 4 as functions of A r for duty cycle values from 50% to 10%, in steps of 10%. In Positive and negative features of the candidate rectifier topologies when operating at duty cycles from 50% and below will now be discussed using Figs. 4-6. These discussions are based on the configuration of the inductive link mentioned in [2] , the parameters of which are summarized in Table II (the optimal condition parameters were calculated using [1] ).
A. Current-Driven Class-E Rectifier (CDR)
As given in Table I , the CDR [see Fig. 2(b) ] is the most commonly implemented topology of the conventional half-wave Class-E rectifiers presented in the literature. It has previously been designed for values of A r in the range of 0-1.42 [8] - [11] , [13] , [17] . However, a crucial property of the topology has been missed because as can be seen for N in in Fig. 4(a) , an A r between 1.75 and 2 has the additional advantage of compressing the input reactance of the topology, X in,s , as the duty cycle decreases below 50% (as a result of increasing R dc ). The maximum deviation in X in,s is 13% from its initial value at an A r equal to 1.75 when the duty cycle changes from 50% to 43%. When the duty cycle decreases below 43%, the deviation of input reactance reduces and approaches the input reactance value for 50% duty cycle. As A r increases above 1.75, the maximum deviation in X in,s decreases. The effect of the X in,s deviation on the receiving resonant tank depends on the absolute value of the input reactance, which depends on X C and, thus from (8), on Q in and the required emulated input resistance (R ac,ser for the CDR). By evaluating X in,s using α opt,ser from Table II and Q in and N in from Fig. 4 (a), it can be seen that a deviation in X in,s by 13% will result in a residual reactance at the receiving end smaller than 1% of the reactance of L rx . Therefore, when the CDR is designed for values of A r in the range of 1.75-2, its effect on the tuning of the receiving coil will be negligible when R dc increases.
In the same A r range (1.75-2), unlike X in,s the input resistance (R in,s ) of the topology will change significantly with duty cycle. From the definition of Q in and by considering the behavior of duty cycle with R dc , the input resistance of the topology decreases as R dc increases. In fact, in the aforementioned A r range, the input resistance of the circuit will be halved when R dc is doubled. This behavior of R in,s provides an inherent output voltage regulation assuming a constant input current. The inherent output voltage regulation can be observed by multiplying M I and Q r . From the definitions of the two variables, their product gives a direct relationship between the input current and the output voltage: V dc /(X C . i in ). By evaluating the product of the curves in Fig. 4 (a) (left) with the curves in Fig. 4 (d) (right), it can be observed that there is an insignificant deviation from the initial value of this product as the duty cycle decreases below 50%. When A r is 1.75, for an output dc load variation from 100% to 10% the factor V dc /(X C . i in ) deviates by less than 10% of its initial value. In fact, the inherent voltage regulation actually occurs over a range of A r from 1.6 to 2.
In resonant operation (A r is one), a monotonic behavior of the input resistance of the topology can be observed in Q in of Fig. 4(a) . R in,s increases with R dc . Inherent output voltage regulation can exist in resonant operation by keeping the induced electromotive force (emf) in the receiving coil constant. However, the error in output voltage regulation is more difficult to find in this case without considering the value of the external capacitor added for the tuning of the receiving coil. Also, in this operating mode, the system is not as well regulated as in operation at an A r between 1.6 and 2.
Finally, when the topology is designed at an A r that tends to zero the resultant inductance value (L) is large. This can be deduced from Q in of Fig. 4 (a) and (9) . A high inductance results in an inductor current (i L ) with a small ac component. This small ac component eases the implementation of the output filter capacitor (C f ).
B. Voltage-Driven Class-E Rectifier With Series Inductor (Series-L VDR)
The series-L VDR [see Fig. 2(d) ] will generally introduce implementation challenges because the required inductance L will need to be in the μH range for most practical inductive links. Using the data from Table II and the definition of Q in in the series-L VDR [see Fig. 4(c) ], it can be shown that the ratio of L to L rx will be greater than unity when A r is greater than 0.5. Realizing these values of inductance requires a magnetic core which will be prohibitively lossy at MHz frequencies [15] and therefore we will not consider this topology any further here. 
C. Voltage-Driven Class-E Rectifier With Series Capacitor (Series-C VDR)
This topology [see Fig. 2(c) ] can be thought as the voltagedriven equivalent of the CDR [see Fig. 2(b) ], and therefore, it exhibits the same input impedance behavior with A r . As A r tents to zero, a large L results from the design variables which eases the implementation of C f . In resonant operation, a monotonic behavior of the input resistance of the topology (R in,p ) can be observed in Q in of Fig. 4(b) (center) . R in,p decreases as R dc increases and hence, as observed in the CDR [see Fig. 2(b) ], the equivalent series resistance seen by L Rx increases with R dc resulting in inherent output voltage regulation when the induced emf is constant.
From N in in Fig. 4(b) , it can be shown that the property of low input reactance (X in,p ) deviation with increasing R dc occurs over the same A r range as the CDR (from 1.75 to 2). In this topology, however, the deviation of X in,p is smaller than the deviation of X in,s in the CDR. When A r is 1.75, the input reactance of series-C VDR deviates less than 5% from its initial value as the duty cycle decreases below 50% due to the increase of R dc . Furthermore, the inherent output voltage regulation at the aforementioned A r range can be observed in M V of Fig. 4(b) . In the A r range from 1.75 to 2, M V changes insignificantly (less than 10%) from its initial value as R dc increases up to ten times its initial value. Hence, by keeping constant the voltage across the input terminals of the rectifier the output voltage will be regulated. In an IPT scenario the input voltage of the rectifier is the voltage across the tuning capacitor and will be kept constant by keeping constant the current in the receiving coil (as in the CDR). R in,p is an order of magnitude greater than X in,p to satisfy the optimal link efficiency conditions [1] ; therefore the magnitude of the voltage at the input terminals of the rectifier is primarily dependent on X in,p . As X in,p remains within 5% of its initial value at this A r range, at a constant i L r x the voltage across the input terminals of the rectifier remains constant.
In contrast to the other rectifier topologies, the operation of the series-C VDR is highly dependent on the output power level because the nonconstant diode junction capacitance (C pn ) is not absorbed into a large fixed capacitor. Therefore, the HVDR [see Fig. 2(a) ] can be seen as an improvement to the series-C VDR because C pn can be absorbed into C p . Hence, the HVDR is more robust to changes in output voltage than the series-C VDR and introduces an additional degree of design freedom in the selection of variable B, which allows the provision of optimal load for a desirable A r [31] .
D. Hybrid Class-E Rectifier (HVDR)
The behavior of M V , Q in , and X in variables over A r and d r in both the HVDR [see Fig. 2(a) ] and the series-C VDR [see The series-C VDR does not have this property because it does not split C into two components. By selecting the appropriate A r and B combination, the topology can be used to match the optimal ac load of an inductive link to any given value of R dc to be powered by the IPT system. Furthermore, different HVDR topologies can present the same ac load while having the same R dc but with different values of the other passive components. It should be noted that for A r greater than 1.7, the input capacitance of the HVDR can become greater than C rx . From the N in in Fig. 5 , it can be seen that by decreasing the value of B the value of the input capacitance also decreases. This comes at the expense of increasing the value of M V at the same time. Hence, for an A r greater than 1.7, the range of R in,p that can be matched to an R dc is smaller than for any other A r value.
E. Summary of Derived Properties
Two properties appear in all Class-E rectifiers of Fig. 2 . For all the rectifiers shown in Fig. 2 , the maximum possible power output capability can be achieved by designing the rectifier at 50% duty cycle at an A r equal to 1.52 according to Fig. 6 . Moreover from Fig. 4 , for different A r and d r combinations every topology can appear with a resistive input impedance at the frequency of operation. A summary of the properties of the candidate rectifiers is presented in Table III .
Given the disadvantages of the series-C VDR and series-L VDR, it can be concluded that the HVDR [see Fig. 2(a) ] and CDR [see Fig. 2(b) ] topologies are the leading candidate solutions for the IPT system described in [2] and these will now be explored using several case studies that include practical implementations.
IV. CASE STUDIES

A. Rectifier Designs
The properties discussed in the previous section form the basis of the case studies. Five different rectifiers were implemented with five different A r values and have the following properties.
1) Design #1: HVDR operating at an A r smaller than one providing a low ac current ripple through the output filter capacitor. 2) Design #2: HVDR operating at resonance (A r = 1) and exhibiting a monotonic behavior in its input resistance with varying R dc . 3) Design #3: HVDR operating at the maximum power output capability (c P d c ) point of Fig. 6 (A r = 1.52). 4) Design #4: HVDR operating at an A r equals to 1.75, exhibiting a low deviation input reactance and a monotonic behavior in input resistance with varying R dc . 5) Design #5: CDR with the same input impedance properties as Design #4 (A r = 1.8). The design values of the components in each design are presented in Table IV along with the actual values used in the experiments. The design variables of (5)- (8) were evaluated using the equations in Appendix A.
The four HVDR designs were implemented with a different combination of A r and B to investigate which combination of LC network components will deliver the best efficiency and the required input resistance for the same R dc . All the HVDR designs had the same M V , except Design #4, since as discussed in Section III-D, B had to be evaluated to yield an input capacitance smaller than the tuning capacitance of L rx . A r in the CDR (Design #5) was selected to also result in a circuit with R dc equal to the value for the other rectifiers.
For each design, the inductor (L) was implemented first. Based on its measured value the other passive components were chosen such that the initial selection of A r and B, or just A r for the CDR, was satisfied. In Table IV , the experimental values of the capacitor in parallel with the diode, C p for Designs #1-#4 and C for Design #5, do not include the p-n junction capacitance of the diode (C pn ) and are hence the capacitance of the physical capacitors added to the circuit which is equal to the design value. All inductors were implemented with micrometals iron powder cores for RF applications. Specifically, in Design #1, a T106-3 core was used, and in Designs #2-#5, T106-2 cores were used. All capacitors were from the AVX high Q range. Component impedance measurements were made with a Keysight Technologies impedance analyzer. All rectifiers utilized a single Wolfspeed SiC Schottky diode, the C3D10065A, which has 10A forward current capability and 650V blocking voltage capability.
B. Experimental Test Rig
To allow careful characterization of rectifiers and to avoid the need of an inductive link and its associated instrumentation for testing the rectifier, a test rig was developed that reproduces IPT conditions in the tuned Rx coil when a rectifier is added at the receiver. With this test rig, calculation of the efficiency of the receiver (η Rx ) and the input resistance of the rectifier under test (RUT) as seen from the output of the inverter is possible without affecting any other part of the IPT system. More information about the test rig and the calculation of the worst case error in the experimental measurements can be found in Appendix B. Further implementation details for the test rig can be found from our work in [35] .
C. Experimental Results and Discussion
The five implemented rectifiers will now be compared with respect to their efficiency and their effect on the inductive link. To ensure repeatability of results, a power sweep was performed in each experiment and measurements were recorded twice, when the output power was increasing from minimum to maximum and when the output power was decreasing from maximum to minimum. The results presented are the average.
The test rig enables measurement of the combined impedance of the receiving coil, external tuning capacitor, and the RUT. At resonance, this impedance is equal to the equivalent series input resistance of the rectifier, R in,ser . In the current-driven case, R in,ser is equal to R in,s , and in the voltage-driven case, R in,ser is equal to the series transformation of R in,p . When the rectifier is designed to reflect the optimal load this R in,ser value is equal to R ac,ser independent of series or parallel tuning (which is equal to 10.6Ω in this case study). Fig. 7 (a) presents the measured η Rx and R in,ser for varying power (50-200W). Fig. 7(b)-(d) shows the results of the variable R dc experiments for Designs #2, #4, and #5 over a dc load range between 10% and 100%. At every dc load step, the R in,ser of the topology and the residual reactance at the resonant tank (X in,res ) were calculated. X in,res is the uncompensated reactance between the reactances of the Rx coil, the external tuning capacitor, and the input reactance of the rectifier. To examine the inherent voltage regulation feature, the ratio between the output dc voltage to the current in the receiving coil (V dc /i in ) was calculated in Designs #4 and #5, and in Design #2, the ratio between the output dc voltage to the amplitude of the presented emf (V dc /v in ) was calculated. The experimental results are compared with time-domain SPICE simulations. The simulations used the measured component values from the experimental work (see Table IV ).
According to the plots in Fig. 7 (a), all designs showed low deviation in efficiency over the entire output power range. The worst case deviation in efficiency over P dc was in Design #2 and was 4%. Designs #2, #3, and #5 exhibited deviations in R in,ser lower than 3% from the nominal value, whereas Designs #1 and #4 exhibited deviations of 7.2% and 9.4%, respectively. Design #1 had the lowest capacitance across the diode amongst the implemented rectifiers and is therefore more sensitive to the variation of p-n junction capacitance. Design #4 on the other hand, although having a significantly higher C p , is more sensitive to variations in X C than Design #1 due to the selection of A r . Based on the Q in profile in Fig. 5 , it can be seen that a small variation in A r , when it is greater than 1.6, will result in a large variation of Q in and therefore in R in,p . While Design #5, the current-driven topology, operates in the same A r region as Design #4, its R in,ser profile over output power has a much lower deviation than R in,ser of Design #4. This is because the capacitance across the diode in Design #5 is twice the magnitude of the respective capacitance in Design #4.
Design #5 (the CDR) has the lowest η Rx because the losses in its L are the highest amongst the five designs. Since all the designs, apart from Design #4, have the same R dc , the inductors (L) in Designs #1-#3 and #5 experience identical voltage waveforms over a cycle. Thus, the highest inductor current amongst the designs occurs in Design #5 causing the highest losses. Comparing the HVDR circuits, Designs #1-#4, the higher the presented R in,ser , the higher the receiving end efficiency was achieved. In general, all the developed rectifiers presented an error in their R in,ser proportional to the error between theoretical and experimental values of R dc . Error in the experiment is larger for solutions where the diode parasitic capacitance is significant compared to the external capacitance across the diode and where the sensitivity of Q in to A r is large. Hence, the greatest error was observed in Designs #4 and #5.
Figs. 7(b)-(d) shows good agreement between simulation and experimental results. In simulations, the passive components were set equal to the measurements of the impedance analyzer. Designs #2, #4, and #5 performed as expected, in which in Designs #4 and #5, R in,ser decreased with R dc , and in Design #2, R in,ser increased with R dc . In terms of input reactance variation, Designs #4 and #5 presented residual reactances at the receiving end with magnitude smaller than 1% of the impedance of the receiving coil, X rx . Furthermore, in these two designs, the output voltage was inherently regulated when the current in the receiving coil was kept constant. The output voltage was regulated within 3% and 8% of its initial value in Design #4 and in Design #5, respectively. Design #2 also exhibits some inherent output voltage regulation with a deviation of 25% for constant input voltage.
To investigate further how the implemented rectifiers affect the efficiency of the inductive link and the reflected impedance at the transmitting coil, the measured values of Fig. 7 (b) and (d) were mapped on the contour plots of Fig. 8 . Fig. 8(a) -(c) shows the contours of the inductive link efficiency (η link ), the reflected resistance at the transmitting coil (R ref ), and the reflected reactance at the transmitting coil (X ref ), respectively. All contours of Fig. 8 are plotted as functions of the normalized resistance seen by the receiving coil, R in,ser /R ac,ser , and the normalized residual reactance at the resonant receiving tank, X in,res /X M . Note that R ac,ser is the ac resistance at the receiving end that provides the optimal link efficiency and X M is the impedance of the magnetizing inductance between the coils forming the inductive link (which is 7.11Ω at the frequency of operation). The data of the contours were derived from the parameters of the inductive link in [2] and the IPT expressions in [1] . Moreover, the contours of η link and R ref are normalized to their respective optimal values (given in Table II) . Finally, the contours of X ref are normalized to X M .
The trajectories of the normalized values of R in,ser and X in,res have been added to the contours plots of Fig. 8 . Specifically, the experimental data of Designs #2 and #4 have been used as they both exhibit the desirable property of inherent voltage regulation for variable dc load and Design #4 also exhibits low deviation in input reactance with variation in dc load. As Design #5 behaves in the same way as Design #4 with regards to these parameters, only the data from Design #4 have been plotted in Fig. 8 .
As shown in Fig. 8(a) , at 100% dc load, all tested designs are within the η link,opt contour. As the load decreases down to 50%, all designs fall into lower efficiency contours but they are within 97% of the η link,opt . Although Design #2 is detuning the receiving coil at dc loads lower than 100%, the resultant link efficiency is actually slightly higher than that for Design #4 for the same load value. This occurs because R in,ser of Design #2 increases from its initial value, rather than decreases as in the case of Design #4, where the link efficiency is more tolerant to the presence of residual reactance, as shown in the contours of Fig. 8(a) . At dc loads lower than 20%, the link efficiency in both designs falls below 90% of η link,opt ; however, the losses in the inductive link would be smaller in magnitude than the losses when maximum power is transferred at η link,opt . In Fig. 8(b) and (c), the reflected impedance at the transmitting coil behaves inversely to the input impedance of the utilized rectifier. This is a basic property of inductive links. In Design #2, R ref decreases linearly as R dc increases. On the other hand, in Design #4, R ref increases linearly as R dc increases. In terms of reflected reactance (X ref ), in Design #2, the reflected reactance does not increase beyond 0.15 times X M , despite the residual reactance at the receiving coil reaching six times X M . Comparing the magnitude of X ref for Design #2 to the impedance of the transmitting coil (X T x ), X ref is always lower than 1% of X T x and will not affect the tuning of the T x coil. On the contrary, while Design #4 does not introduce a X in,res greater than 25% of X M , the X ref for this design increases with R dc and can reach almost three times the magnitude of X M .
The inherent output voltage regulation feature can be achieved in both Design #2 and Design #4. For Design #2, a constant output current at the T x will result in a constant induced voltage in the Rx coil, thus providing the condition for the output voltage regulation feature. In Design #2, the transmitting resonant tank will not be affected by the variation of R dc . Hence, since R ref decreases with R dc , a constant output current Class-EF inverter such as the one presented in [36] will be compatible. In Design #4, inherent output voltage regulation occurs with a constant current in the Rx coil. This requires the variation of the magnitude of the induced voltage in the Rx coil and, hence, the variation in the current in the T x coil. Since the reflected impedance increases with R dc , a Class-D ZVS constant output voltage inverter such as the one presented in [37] will be capable to provide the conditions for inherent output voltage regulation and compensate for the variation in reflected reactance at the T x coil.
V. CONCLUSION
In this paper, conventional and hybrid Class-E half-wave zero dv/dt rectifiers were analyzed in terms of the parameter A r , defined as the ratio of the resonant frequency of the utilized LC network to the operating frequency. The results of this analysis were illustrated in a way that designers are able to observe the variations in rectifier behavior over A r and choose the best suited topology based on the requirements of the application. Based on the analytical results the following conclusions can be made about half-wave Class-E rectifiers operating with a duty cycle equal or lower than 50% when designed for IPT.
1) The voltage-driven Class-E rectifier with a series inductor will always require an inductor of larger impedance than the impedance of the receiving coil to allow the input resistance required by optimal link efficiency conditions to be presented. Therefore, the implementation of the series inductor will always be a challenge when high Q, high impedance coils are forming the link. 2) The voltage-driven Class-E rectifier with a series capacitor does not absorb the parasitic capacitance of the diode in its LC network and its operation will be heavily affected when the p-n junction capacitance is in the same order of magnitude as the series capacitor. 3) There are specific regions of A r where the behavior of the input resistance of the rectifiers is consistent with duty cycle variations. When A r is unity the series input resistance of the rectifiers, whether being voltage or current driven, increases as the output dc resistance increases. On the other hand, when A r is greater than 1.5, the series input resistance of the rectifiers decreases as the dc resistance increases. 4) The current-driven topology, the voltage-driven topology with a series capacitor, and the hybrid topology exhibit a low deviation in their input reactance as the output dc resistance increases, when designed with an A r between 1.75 and 2. In particular, a deviation of less than 13% is observed in the input reactance of the current-driven topology and a deviation of less than 5% is observed in the input reactance of the latter two rectifier topologies. The case studies in this paper were focused on making the use of Class-E rectifiers feasible and effective in IPT systems. Furthermore, the experiments aimed to investigate the effect of passives on the performances of the hybrid rectifier and to evaluate the behavior of input resistance and input reactance of the hybrid and current-driven rectifiers. A test rig was developed that emulates IPT conditions and properly characterizes rectifiers without the need of an inductive link. Based on the experimental results, the following conclusions can be made.
1) The best efficiency was recorded in the hybrid topology when designed to operate at a unity A r .
2) The sensitivity of the implemented rectifiers on the diode's p-n junction capacitance becomes higher when A r is smaller than 0.4 and greater than 1.6. In the former region, the external capacitor across the diode is lower than the resultant capacitance in any other A r region when the rectifier is designed to present the same input resistance while having the same dc load. In the latter region, a small variation in A r will result in a much larger variation in the input resistance of the topology.
3) The hybrid and current-driven Class-E rectifiers, when designed at A r between 1.75 and 2, can provide inherent output voltage regulation as their dc load decreases from 100% to 10%. This feature is feasible by keeping the current in the receiving coil constant. The achieved regulation was within 3% and 8% of the nominal output voltage for the hybrid and the current-driven rectifier, respectively. In summary, the hybrid rectifier has been shown to be a good choice for weakly coupled inductive links as it can have a power robust operation and match any dc load to the desirable ac resistance while exhibiting any of the properties of the conventional Class-E half-wave zero dv/dt rectifiers. This includes low loss inductor realization, low deviation in input reactance, and inherent output voltage regulation.
APPENDIX A EQUATIONS AND GENERAL DERIVATION METHOD OF CLASS-E RECTIFIER DESIGN VARIABLES
The input sources were assumed sinusoidal and were expressed by
in the voltage-driven topologies and 
Operating at resonance, A r = 1.
in the current-driven topology. In both (11) and (12), θ is the product of ω and time t and φ is the phase of the input source when the diode turns OFF. The following definitions were also used:
where (15) and (16) are derived by applying Kirchoff's voltage and current laws, respectively. Variable ψ is the interval in which the diode is reverse biased and is given as
From (15) and (16), the loaded quality factor as a function of ψ, and hence duty cycle, is given by
In order for the topologies to achieve low dv D /dt at turn off the following conditions must also be met
Finally, the following expressions have to be used for deriving the input reactance of the rectifiers at the frequency of operation:
where i in,1 is the first harmonic of the current i v in , which is drawn from the input source in the voltage-driven rectifiers and v in,1 is the first harmonic of the voltage v i in across the input source in the CDR. The equations of the design variables of the examined rectifiers are presented in Tables V-VIII. It should be noted that for the CDR [see Fig. 2(b) ] and the series-C VDR [see Fig. 2(c) , there are different equations describing variables φ and Q r , although their profiles over duty cycle and ratio A r have the same evaluation. Furthermore, in the HVDR [see Fig. 2(a) , variables φ and Q r are independent of variable B and are therefore expressed by the equations of the respective variables in the series-C VDR. The process of deriving the design variables as functions of duty cycle and ratio A r can be found in [26] for operation at resonance and in [30] for operation around resonance.
APPENDIX B DESCRIPTION OF TESTING APPARATUS
Characterizing a rectifier in terms of input resistance and efficiency while integrated in a multi-MHz IPT system is not a trivial task. Calculation of the input power to the rectifier will be required and therefore the voltage across the receiving coil, v L r x , and the current through it have to be measured. In this frequency range, the capacitance introduced by a voltage probe is not negligible and can affect the circuit under test. Therefore, measuring the voltage across L rx while operating in a complete IPT system will detune the receiving end and lead to wrong assumptions about the effect of the rectifier on the inductive link. Furthermore, while instrumentation via capacitive division could make the presence of a voltage probe intrinsic capacitance Operating away from resonance, A r = 1.
Operating at resonance, A r = 1 (Derived expressions same as in [26] ). Operating away from resonance, A r = 1.
Operating at resonance, A r = 1 (Derived expressions same as in [33] ). (47) Fig. 9 . Class-D inverter based test rig [25] .
insignificant, the input power measurement will still be of great uncertainty because the phase between v L r x and the current input to the rectifier will be nearly 90
• . Therefore, small errors in phase will cause large errors in the ac power measurement. Hence, a test rig for rectifier characterization was developed that overcomes these challenges by taking the measurements separately from the inductive link.
The developed test rig, Fig. 9 , is based on the voltage source Class-D inverter. The rig consists of a half-bridge, a resonant tank, and the RUT. The resonant tank is formed by the receiving coil, L rx , and the tuning capacitor, C rx . The half-bridge is driven by square wave gate drives to be able to generate voltages over a wide frequency band and it outputs a square wave voltage, v in , which represents the voltage induced in a coil at the presence of an alternating magnetic field (IPT conditions). Due to the high quality factor of the resonant tank, which is essential for high link efficiencies at weakly coupled inductive links, only the fundamental harmonic of the square wave delivers power to the rectifier. Therefore, the current in L rx , represented by i in in Fig. 9 , is sinusoidal. According to the tuning method of the receiving coil, the rig presents the appropriate ac source, voltage, or current for the RUT. As v in , in Fig. 9 , simulates the induced emf in the receiving coil it will be in phase with i in when L rx is properly tuned and small phase errors will be insignificant. Moreover, the presence of a voltage probe at the output of the half-bridge does not affect the tuning of the resonant tank. Hence, all the challenges from the presence of the inductive link are solved.
From Fig. 9 , the average of the product of v in and i in at one period provides a measurement for the input power, P in , which represents the power into the receiver (Rx) of an IPT system. Using the dc output power of the rectifier the efficiency of the receiver, η Rx , can be calculated. Furthermore, using P in and the rms of i in the input resistance seen by the receiving coil, R in,ser , can also be calculated. When a rectifier is added to the test rig, the amplitude of v in is kept constant while its switching frequency is adjusted such that maximum dc output power is achieved. Maximum extracted dc power will be achieved only at the point where L rx is at resonance. Phase compensation for the instrumentation was performed to eliminate any time scale errors in the P in measurement. First, the phase introduced by the transfer impedance of the current probe was accounted for using data provided by the manufacturing company (Pearson Electronics). Second, a comparison was made between the propagation delays in the BNC cable connecting the output of the current probe to the oscilloscope and the voltage probe used to monitor v in . No difference was found between the propagation delays in the two cables. For zero skew, v in and i in will be in phase during rectifier characterization for a perfectly tuned circuit. Therefore, Fig. 7(a) shows the worst case efficiencies because any skew that is unaccounted for would result in the measured input power being lower than the actual input power and hence the actual efficiency would be higher than the recorded efficiency.
The instrumentation used to monitor each signal of the test rig is listed in Table IX , along with the maximum attenuation error and the worst case systematic error in the measurement of each signal. From the worst case error in each measurement, the worst case systematic error in parameters η Rx and R in,ser were also calculated and are presented in Table X . 
